Excellent work — well-structured, properly cited, and delivered ahead of the deadline. Exactly what I needed to push my grade up.
S. Mitra
Verified ExpertAnalog & RF IC Design Engineer
- VLSI
- Cadence
- Semiconductor Circuit Design Expert
- VLSI Design
- Analog Electronics
I am an Analog and RF IC Design Engineer and Project Lead specializing in high-speed, high-performance circuit design across advanced FinFET technologies. My experience spans TSMC 2nm, 3nm, 7nm, 16nm, 28nm, 65nm, and Samsung 8nm, with expertise in high-speed SerDes, line drivers, LNAs, mixers, DACs, DLLs, LDOs, bandgap references, clocking circuits, and UCIe interfaces. Over the past few years, I have progressed from designing circuit blocks to owning complete IPs end-to-end, covering architecture, design, verification, layout guidance, post-layout optimization, AMS sign-off, silicon validation, and customer delivery. As Project Lead, I currently lead a TSMC 2nm high-speed Line Driver, a TSMC 3nm Low Noise Amplifier (LNA), and a TSMC 7nm space-grade mixed-signal DAC project. Most recently, I led the design and customer delivery of a TSMC 3nm 224 Gsps high-swing driver for an opto-electronic modulator. This project marked my first large-scale RF design, involving aggressive performance targets, advanced EM analysis, and high-speed RF layout methodologies, resulting in multiple patent filings. Highlights include driving a serializer to achieve 10 GHz post-layout operation against an 8 GHz specification, recovering 12 dB of PSRR in a production LDO through post-layout root-cause analysis, executing key blocks of a 3nm DLL—including the BBPD, TDC-based false-lock detection, deserializer, and top-level AMS verification—and developing reusable verification infrastructure that improved team productivity. I also designed UCIe PHY building blocks, including deserializers, clock dividers, Sideband TX/RX, custom standard cells, and the clocking top for a high-speed Time-Interleaved ADC across advanced technology nodes. Beyond circuit design, I enjoy mentoring engineers, collaborating across analog, digital, and layout teams, and driving projects from concept to tape-out. My work has resulted in three patent filings, successful customer deliveries, reusable design methodologies, and contributions to silicon-proven products. I am passionate about pushing the limits of high-speed analog and RF systems and welcome opportunities involving SerDes, RF front-ends, mixed-signal architectures, advanced-node design, and next-generation communication interfaces. 📚 Subjects Covered 🔬 Analog IC Design 📡 RF IC Design 💻 VLSI Design ⚡ Circuit Design & Analysis 🔌 Analog Electronics 🧩 Semiconductor Devices & FinFET Technology 🖥️ Cadence Design Tools 📊 Signals & Systems 〰️ Linear Systems ⚡ Electric Circuits 🔋 Current Electricity 💻 C Programming 🐍 Python 📐 MATLAB 🔧 Programming Fundamentals 📡 Electronic Circuit Design
Read full bio ↓Starting from
$20–$40/hr
FLN team will connect with S. Mitra — if not available will arrange another best rated tutor according to your requirements .
About
I am an Analog and RF IC Design Engineer and Project Lead specializing in high-speed, high-performance circuit design across advanced FinFET technologies. My experience spans TSMC 2nm, 3nm, 7nm, 16nm, 28nm, 65nm, and Samsung 8nm, with expertise in high-speed SerDes, line drivers, LNAs, mixers, DACs, DLLs, LDOs, bandgap references, clocking circuits, and UCIe interfaces.
Over the past few years, I have progressed from designing circuit blocks to owning complete IPs end-to-end, covering architecture, design, verification, layout guidance, post-layout optimization, AMS sign-off, silicon validation, and customer delivery. As Project Lead, I currently lead a TSMC 2nm high-speed Line Driver, a TSMC 3nm Low Noise Amplifier (LNA), and a TSMC 7nm space-grade mixed-signal DAC project.
Most recently, I led the design and customer delivery of a TSMC 3nm 224 Gsps high-swing driver for an opto-electronic modulator. This project marked my first large-scale RF design, involving aggressive performance targets, advanced EM analysis, and high-speed RF layout methodologies, resulting in multiple patent filings.
Highlights include driving a serializer to achieve 10 GHz post-layout operation against an 8 GHz specification, recovering 12 dB of PSRR in a production LDO through post-layout root-cause analysis, executing key blocks of a 3nm DLL—including the BBPD, TDC-based false-lock detection, deserializer, and top-level AMS verification—and developing reusable verification infrastructure that improved team productivity. I also designed UCIe PHY building blocks, including deserializers, clock dividers, Sideband TX/RX, custom standard cells, and the clocking top for a high-speed Time-Interleaved ADC across advanced technology nodes.
Beyond circuit design, I enjoy mentoring engineers, collaborating across analog, digital, and layout teams, and driving projects from concept to tape-out. My work has resulted in three patent filings, successful customer deliveries, reusable design methodologies, and contributions to silicon-proven products.
I am passionate about pushing the limits of high-speed analog and RF systems and welcome opportunities involving SerDes, RF front-ends, mixed-signal architectures, advanced-node design, and next-generation communication interfaces.
📚 Subjects Covered 🔬 Analog IC Design 📡 RF IC Design 💻 VLSI Design ⚡ Circuit Design & Analysis 🔌 Analog Electronics 🧩 Semiconductor Devices & FinFET Technology 🖥️ Cadence Design Tools 📊 Signals & Systems 〰️ Linear Systems ⚡ Electric Circuits 🔋 Current Electricity 💻 C Programming 🐍 Python 📐 MATLAB 🔧 Programming Fundamentals 📡 Electronic Circuit Design
Academic background
Qualifications
- 🎓 Master’s Degree — VLSI/Microelectronics or exact field
Languages
Expertise
Specialization
Services Offered
Courses
Student reviews
What students say
Similar experts
You might also like
Money-Back Guarantee
Full refund if we miss the agreed deadline, can't find a suitable expert, or major errors can't be fixed by revision.
Learn more →100% Confidential
Your identity, order details and institution are never shared with any third party.
Learn more →Deadline-Backed Delivery
Every order has an agreed deadline. If we don't deliver by it, you can claim a full refund.
Learn more →Get started today
Ready to get expert help?
Tell us what you need and get matched with a tutor who teaches your subject. Delivered on time, every time.
